System Services for Reconfigurable Hardware Acceleration in Mobile Devices

作者: Hsin-Yu Ting , Ardalan Amiri Sani , Eli Bozorgzadeh

DOI: 10.1109/RECONFIG.2018.8641700

关键词: Reconfigurable computingPortingApplication softwareProgrammable logic deviceComputer scienceEmbedded systemMobile deviceSoftware frameworkField-programmable gate arrayAndroid (operating system)

摘要: FPGAs have been deployed to provide custom hardware acceleration for applications such as networking, vision, and machine learning in embedded devices. A mobile device serves increasingly diverse computing under constrained resources, hence, making FPGA-based more attractive achieve high performance, yet, energy efficiency. However, due lack of systematic interface between application software framework FPGA design flow, developers avoid using accelerators developing Apps applications. In this paper, we introduce a that integrates the Android operating system with programmable accelerator flow. We present an service platform manages mapping compute-intensive kernels on FPGA. The proposed enables multiple access accelerators, simultaneously. OS porting Xilinx Zynq SoC, equipped dual-core ARM Cortex-A9 processors logic. experimental results show performance gain case studies canny edge detection algorithm, digit recognition neural network, which are used by Apps.

参考文章(11)
Mario Barbareschi, Antonino Mazzeo, Antonino Vespoli, Network Traffic Analysis Using Android on a Hybrid Computing Architecture Algorithms and Architectures for Parallel Processing. pp. 141- 148 ,(2013) , 10.1007/978-3-319-03889-6_16
Karen Simonyan, Andrew Zisserman, Very Deep Convolutional Networks for Large-Scale Image Recognition computer vision and pattern recognition. ,(2014)
Miodrag Bolic, Jonathan Parri, Wei Wang, pvFPGA: accessing an FPGA-based hardware accelerator in a paravirtualized environment international conference on hardware/software codesign and system synthesis. pp. 10- ,(2013) , 10.5555/2555692.2555702
Mohammad Rastegari, Vicente Ordonez, Joseph Redmon, Ali Farhadi, XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks Computer Vision – ECCV 2016. pp. 525- 542 ,(2016) , 10.1007/978-3-319-46493-0_32
Yoshua Bengio, Matthieu Courbariaux, Ran El-Yaniv, Itay Hubara, Daniel Soudry, Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1 arXiv: Learning. ,(2016)
Aimee Mikaela Coughlin, Ali Ismail, Eric Keller, None, Apps with hardware: enabling run-time architectural customization in smart phones usenix annual technical conference. pp. 621- 634 ,(2016)
Yaman Umuroglu, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Philip Leong, Magnus Jahre, Kees Vissers, FINN: A Framework for Fast, Scalable Binarized Neural Network Inference field programmable gate arrays. pp. 65- 74 ,(2017) , 10.1145/3020078.3021744
Oliver Knodel, Paul R. Genssler, Rainer G. Spallek, Migration of long-running Tasks between Reconfigurable Resources using Virtualization ACM Sigarch Computer Architecture News. ,vol. 44, pp. 56- 61 ,(2017) , 10.1145/3039902.3039913
Ritchie Zhao, Weinan Song, Wentao Zhang, Tianwei Xing, Jeng-Hau Lin, Mani Srivastava, Rajesh Gupta, Zhiru Zhang, Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs field programmable gate arrays. pp. 15- 24 ,(2017) , 10.1145/3020078.3021741
Hiroki Nakahara, Tomoya Fujii, Shimpei Sato, A fully connected layer elimination for a binarizec convolutional neural network on an FPGA field programmable logic and applications. pp. 1- 4 ,(2017) , 10.23919/FPL.2017.8056771