Efficient modelling of spiking neural networks on a scalable chip multiprocessor

作者: Xin Jin , Steve B. Furber , John V. Woods

DOI: 10.1109/IJCNN.2008.4634194

关键词: SpeedupArtificial neural networkSpiking neural networkNetwork packetNeuronOverhead (computing)Computer scienceScalabilityParallel computingReal-time computingMultiprocessing

摘要: We propose a system based on the Izhikevich model running scalable chip multiprocessor - SpiNNaker for large-scale spiking neural network simulation. The design takes into account requirements processing, storage, and communication which are essential to efficient modelling of networks. To gain speedup processing as well saving storage space, is implemented in 16-bit fixed-point arithmetic. An approach using two scaling factors developed, making precision comparable original. With scheme, all firing patterns by original can be reproduced with much faster execution speed. reduce overhead, rather than sending synaptic weights communicating, we only send out event packets indicate neuron firings while holding memory post-synaptic neurons, so-called event-driven algorithm. handled efficiently multicast supported machine. also describe level simulation schemes above. has been functionally verified experimental results included. analysis performance whole presented at end paper.

参考文章(18)
Mokhtar Nibouche, Anthony Pipe, Benjamin Mitchinson, Chris Melhuish, Ian Gilhespy, Kevin Gurney, Martin Pearson, A real-time, FPGA based, biologically plausible neural network processor international conference on artificial neural networks. pp. 1021- 1026 ,(2005) , 10.1007/11550907_161
S. Furber, S. Temple, A. Brown, On-chip and inter-chip networks for modeling large-scale neural systems international symposium on circuits and systems. pp. 1945- 1948 ,(2006) , 10.1109/ISCAS.2006.1692992
C. Wolff, G. Hartmann, U. Ruckert, ParSPIKE-a parallel DSP-accelerator for dynamic simulation of large spiking neural networks international conference on microelectronics. pp. 324- 331 ,(1999) , 10.1109/MN.1999.758882
A. L. Hodgkin, A. F. Huxley, A quantitative description of membrane current and its application to conduction and excitation in nerve The Journal of Physiology. ,vol. 117, pp. 500- 544 ,(1952) , 10.1113/JPHYSIOL.1952.SP004764
Warren S. McCulloch, Walter Pitts, A logical calculus of the ideas immanent in nervous activity Bulletin of Mathematical Biology. ,vol. 52, pp. 99- 115 ,(1990) , 10.1007/BF02478259
T. Schoenauer, N. Mehrtash, Andreas Jahnke, H. Klar, MASPINN: novel concepts for a neuroaccelerator for spiking neural networks Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks: Neural Networks Fuzzy Systems, Evolutionary Systems and Virtual Re. ,vol. 3728, pp. 87- 96 ,(1999) , 10.1117/12.343072
J. Bainbridge, S. Furber, Chain: a delay-insensitive chip area interconnect IEEE Micro. ,vol. 22, pp. 16- 23 ,(2002) , 10.1109/MM.2002.1044296
Romain Brette, Michelle Rudolph, Ted Carnevale, Michael Hines, David Beeman, James M. Bower, Markus Diesmann, Abigail Morrison, Philip H. Goodman, Frederick C. Harris, Milind Zirpe, Thomas Natschläger, Dejan Pecevski, Bard Ermentrout, Mikael Djurfeldt, Anders Lansner, Olivier Rochel, Thierry Vieville, Eilif Muller, Andrew P. Davison, Sami El Boustani, Alain Destexhe, Simulation of networks of spiking neurons: A review of tools and strategies Journal of Computational Neuroscience. ,vol. 23, pp. 349- 398 ,(2007) , 10.1007/S10827-007-0038-6
M.J. Pearson, C. Melhuish, A.G. Pipe, M. Nibouche, I. Gilhesphy, K. Gurney, B. Mitchinson, Design and FPGA implementation of an embedded real-time biologically plausible spiking neural network processor field-programmable logic and applications. pp. 582- 585 ,(2005) , 10.1109/FPL.2005.1515790