Memory controller having plurality of channels that provides simultaneous access to data when accessing unified graphics memory
作者： Carl K. Mizuyabu , Raymond M. Li , Danny H. M. Cheng , Anthony Asaro , Milivoje Aleksic
DOI:
关键词: Computer science 、 Memory controller 、 Data access 、 Graphics 、 Computer network 、 Unified system 、 Central processing unit 、 Client data
摘要: An apparatus includes a unified system/graphics memory and controller. The controller is operative to receive client data access requests associated with one or more clients central processing unit (CPU) request CPU, plurality of channels for accessing the memory. provide channels, in parallel, by CPU at least clients. prioritize over control access, based on request.
lens.org 参考文章(74)
Peter J. McGuinness, Tiling in picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences ,(1997)
Neil F. Trevett, Data processing and memory systems with retained background color information ,(1995)
William Desi Rhoden, Shih-Ho Wu, Mike Nakahara, Method and apparatus for allocating display memory and main memory employing access request arbitration and buffer control ,(1996)
Ronald T. Horan, Gary J. Piccirillo, Gregory N. Santos, Robert Allan Lester, Phillip M. Jones, Accelerated graphics port programmable memory access arbiter ,(1998)
Joseph E. Foster, Memory controller and method for dynamic page management ,(1997)
Alexander Perez, Mario D. Nemirovsky, Ralph Haines, Robert J. Divivier, Pipelined microprocessor that pipelines memory requests to an external memory ,(1995)
Aditya Sreenivas, Trung A. Diep, Tuong P. Trieu, Wishwesh A. Gandhi, Steve J. Clohset, Thomas A. Piazza, Arbitration mechanism for a computer system having a unified memory architecture ,(1999)
Gene Yang, Wen-Yi Wu, Control apparatus for a memory architecture using dedicated and shared memory segments ,(1996)