Regular expression searches utilizing general purpose processors on a network interconnect

作者: Mark G. Kupferschmidt , Paul E. Schardt , Robert A. Shearer , Jamie R. Kuesel

DOI:

关键词: Real-time computingPacket analyzerBurst switchingEnd-to-end delayPacket segmentationPacket generatorComputer scienceRing networkComputer networkTransmission delayProcessing delay

摘要: A first hardware node in a network interconnect receives data packet from network. The examines the for regular expression. In response to failing identify expression packet, is forwarded second further examination of order search packet.

参考文章(15)
Paul E. Schardt, Russell D. Hoover, Robert A. Shearer, Eric O. Mejdrich, Dynamic virtual software pipelining on a network on chip ,(2008)
Paul E. Schardt, Matthew R. Tubbs, Robert A. Shearer, Eric O. Mejdrich, Data structure for controlling an algorithm performed on a unit of work in a highly threaded network on a chip ,(2008)
Daniel J. Dietterich, Scott H. Davis, Paul D. Asselin, Phillip John Romine, Gerard R. Plouffe, Distributed virtual web cache implemented entirely in software ,(2000)
Serge Vernalde, Vincent Nollet, Theodore Marescaux, Jean-Yves Mignolet, Diederik Verkest, Paul Coene, Prabhat Avasare, Heterogeneous multiprocessor network on chip devices, methods and operating systems for control thereof ,(2004)
Indra Gunawan Harijono, Uooyeol Yoon, Ho Jae Lee, Method and system for reassembling packets prior to searching ,(2005)
Ashish A. Pandya, Runtime adaptable search processor ,(2006)