Method, apparatus and system for a per-dram addressability mode

作者: Kuljit Bains

DOI:

关键词: System busDramMemory controllerCAS latencyAddressabilityDynamic random-access memoryComputer hardwareMemory rankStatic random-access memoryComputer science

摘要: Techniques and mechanisms for programming an operation mode of a dynamic random access memory (DRAM) device. In embodiment, controller stores value in register DRAM device, the specifying whether per-DRAM addressability (PDA) device is enabled. An external contact coupled to via signal line data bus. another sends while PDA enabled, specify one or more features are programmable.

参考文章(16)
Frankie F. Roohparvar, Synchronous flash memory ,(2001)
Kenneth L. Wright, Saravanan Sethuraman, Anil B. Lingambudi, Edgar R. Cordero, Three dimensional(3D) memory device sparing ,(2012)
David Linam, Scott T. Evans, Benjamin P. Haugestuen, Interfaces, circuits, and methods for communicating with a double data rate memory device ,(2009)
Kuljit S. Bains, Refresh port for a dynamic memory ,(2002)
Dennis W. Brzezinski, Michael Williams, John B. Halbert, Kuljit S. Bains, David J. Zimmerman, Method and system for error management in a memory device ,(2009)
Kibong Koo, Sunghwa Ok, Yonggu Kang, Seungbong Kim, Choungki Song, Hyeyoung Lee, Hyungsoo Kim, Yongmi Kim, Jeonghun Lee, Seunghan Oak, Yosep Lee, Jungyu Lee, Joongho Lee, Hyungyu Lee, Jaemin Jang, Jongho Jung, Byeongchan Choi, Yongju Kim, Youngdo Hur, Yunsaing Kim, Byongtae Chung, Yongtak Kim, A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with bank group and ×4 half-page architecture international solid-state circuits conference. pp. 40- 41 ,(2012) , 10.1109/ISSCC.2012.6176869
Douglas Gabel, James Akiyama, Peter Macwilliams, Memory controller interface for micro-tiled memory access ,(2006)