Phase-locked loop circuit, delay locked loop circuit, timing generator, semiconductor test instrument, and semiconductor integrated circuit
作者： Masakatsu Suda
DOI:
关键词: Signal transition 、 Signal transfer function 、 Effective number of bits 、 Phase detector 、 Analog signal 、 Delay-locked loop 、 Phase-locked loop 、 Computer science 、 Signal 、 Control theory
摘要: A PLL and DLL such that the power consumption can be reduced, size easily band of locked loop a higher one, reliability improved. There are provided phase comparator (1) for measuring value feedback signal in synchronism with an input outputting measurement result as representing lead or lag signal, counter (2) increasing by one number bits “H” control when represents decreasing phase, ring oscillator (3) oscillation period output increases decreases.
lens.org 参考文章(13)
John K. Eitrheim, Programmable phase shift clock generator ,(1995)
Frank David Ferraiolo, Charles Joseph Masenas, John Edwin Gersbach, Fast locking variable frequency phase-locked loop ,(1996)
Bin Guo, Digital variable in-lock range phase comparator ,(1995)
Eddy C. Huang, Cmos delay circuit with controllable delay ,(1991)
Hiroshi Yanagiuchi, Digital phase locked circuit with shortened lock time ,(1997)
Andrew G. F. Dingwall, High speed resettable dynamic counter ,(1977)
Mitsuo Kusakabe, PLL circuit with improved stability ,(1994)
Charles Chang, Bo Zhang, Zhihao Lao, Method and apparatus for hybrid smart center loop for clock data recovery ,(2000)
Masatoshi Takada, Chie Serizawa, Masayuki Ueno, Current/voltage converter and D/A converter ,(2001)
Jiyon Edouin Gaasubaaku, Jiyon Fuarei Yuuuen, Furanku Deibuitsudo Fueraioro, Iriya Yosefuobuitsuchi Noobuok, DELAY LINE CALIBRATION CIRCUIT ,(1995)