Systems and methods for modeling memory access behavior and memory traffic timing behavior
作者： Yan Solihin , Amro Awad , Yipeng Wang
DOI:
关键词: Computer hardware 、 Flat memory model 、 Memory management 、 Real-time computing 、 Sequential access memory 、 Uniform memory access 、 Memory map 、 Registered memory 、 Interleaved memory 、 Semiconductor memory 、 Computer science
摘要: Systems and methods for modeling memory access behavior traffic timing are disclosed. According to an aspect, a method includes receiving data indicative of resulting from instructions executed on processor. The also determining statistical profile the behavior, including tuple statistics behavior. Further, generating clone based use in simulating
lens.org 参考文章(52)
John L. Henning, SPEC CPU2006 benchmark descriptions ACM Sigarch Computer Architecture News. ,vol. 34, pp. 1- 17 ,(2006) , 10.1145/1186736.1186737
M.D. Hill, A.J. Smith, Evaluating associativity in CPU caches IEEE Transactions on Computers. ,vol. 38, pp. 1612- 1630 ,(1989) , 10.1109/12.40842
Yan Solihin, Amro Awad, STM: Cloning the spatial and temporal memory access behavior high-performance computer architecture. pp. 237- 247 ,(2014) , 10.1109/HPCA.2014.6835935
Domenico Ferrari, On the foundations of artificial workload design measurement and modeling of computer systems. ,vol. 12, pp. 8- 14 ,(1984) , 10.1145/1031382.809309
Xu Liu, John Mellor-Crummey, A data-centric profiler for parallel programs ieee international conference on high performance computing data and analytics. pp. 28- ,(2013) , 10.1145/2503210.2503297
Etem Deniz, Alper Sen, Jim Holt, Brian Kahne, Using software architectural patterns for synthetic embedded multicore benchmark development ieee international symposium on workload characterization. pp. 89- 99 ,(2012) , 10.1109/IISWC.2012.6402908
Robert H Bell Jr, Lizy K John, None, Improved automatic testcase synthesis for performance model validation Proceedings of the 19th annual international conference on Supercomputing - ICS '05. pp. 111- 120 ,(2005) , 10.1145/1088149.1088164
Christina Delimitrou, Sriram Sankar, Kushagra Vaid, Christos Kozyrakis, Storage I/O generation and replay for datacenter applications international symposium on performance analysis of systems and software. pp. 123- 124 ,(2011) , 10.1109/ISPASS.2011.5762724
H. J. Curnow, A synthetic benchmark The Computer Journal. ,vol. 19, pp. 43- 49 ,(1976) , 10.1093/COMJNL/19.1.43
L. Eeckhout, K. de Bosschere, H. Neefs, Performance analysis through synthetic trace generation international symposium on performance analysis of systems and software. pp. 1- 6 ,(2000) , 10.1109/ISPASS.2000.842273