Methods and apparatus for reducing memory errors

作者： Joseph A. Kirscht

DOI:

关键词: Real-time computing 、 Computer science 、 Computer hardware 、 Memory errors 、 Bit (horse)

摘要: In a first aspect, method is provided for reducing memory errors. The includes the steps of (1) detecting at least one error in data output from physical unit (PMU) memory; (2) second PMU and (3) setting bit indicating respective plurality PMUs Numerous other aspects are provided.

google.com 本地加速

freepatentsonline.com 本地加速

lens.org UNKNOWN 下载加速

freepatentsonline.com UNKNOWN 下载加速

参考文章(4)

Adam Opoczynski, Point-to-multipoint performance monitoring and failure isolation system ,(1996)

Kevin M. Conley, Carlos J. Gonzalez, Flash memory data correction and scrub techniques ,(2004)

Thanh Luu, Marc Alan Bloomfield, Jeffrey Isaac Krantz, Method for dynamically and efficiently caching objects received from an application server by a client computer by subdividing cache memory blocks into equally-sized sub-blocks ,(1999)

Reuven Elhamias, Kevin M. Conley, Carlos J. Gonzalez, Sergey Anatolievich Gorobets, Corrected data storage and handling methods ,(2006)