Analysis of on-chip spiral inductors using the distributed capacitance model
作者： Chia-Hsin Wu , Chih-Chun Tang , Shen-Iuan Liu
关键词: Engineering 、 Inductance 、 CMOS 、 Scattering parameters 、 Q factor 、 Coupling 、 Inductor 、 Topology 、 Equivalent series resistance 、 Capacitance 、 Electronic engineering
摘要: … Abstract—In this paper, a distributed capacitance model (DCM) for monolithic spiral inductors … can provide a quick and accurate assessment to the design of monolithic spiral inductors. …
harvard.edu
sci-hub.se 
iczhiku.com 参考文章(12)
C.P. Yue, C. Ryu, J. Lau, T.H. Lee, S.S. Wong, A physical model for planar spiral inductors on silicon international electron devices meeting. pp. 155- 158 ,(1996) , 10.1109/IEDM.1996.553144
H. Greenhouse, Design of Planar Rectangular Microelectronic Inductors IEEE Transactions on Parts, Hybrids, and Packaging. ,vol. 10, pp. 101- 109 ,(1974) , 10.1109/TPHP.1974.1134841
Chih-Chun Tang, Chia-Hsin Wu, Shen-Iuan Liu, Miniature 3-D inductors in standard CMOS process IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 471- 480 ,(2002) , 10.1109/4.991385
A. Zolfaghari, A. Chan, B. Razavi, Stacked inductors and transformers in CMOS technology IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 620- 628 ,(2001) , 10.1109/4.913740
P. Arcioni, R. Castello, G. De Astis, E. Sacchi, F. Svelto, Measurement and modeling of Si integrated inductors IEEE Transactions on Instrumentation and Measurement. ,vol. 47, pp. 1372- 1378 ,(1998) , 10.1109/19.746613
S.S. Mohan, M. del Mar Hershenson, S.P. Boyd, T.H. Lee, Simple accurate expressions for planar spiral inductances IEEE Journal of Solid-state Circuits. ,vol. 34, pp. 1419- 1424 ,(1999) , 10.1109/4.792620
A. Hajimiri, T.H. Lee, A general theory of phase noise in electrical oscillators IEEE Journal of Solid-state Circuits. ,vol. 33, pp. 179- 194 ,(1998) , 10.1109/4.658619
S. Jenei, B.K.J.C. Nauwelaers, S. Decoutere, Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 77- 80 ,(2002) , 10.1109/4.974547
An analytical model of planar inductors on lowly doped silicon substrates for high frequency analog design up to 3 GHz symposium on vlsi circuits. pp. 28- 29 ,(1996) , 10.1109/VLSIC.1996.507703
D.K. Shaeffer, T.H. Lee, A 1.5-V, 1.5-GHz CMOS low noise amplifier IEEE Journal of Solid-state Circuits. ,vol. 32, pp. 745- 759 ,(1997) , 10.1109/4.568846