Single-loop linear-exponential multi-bit incremental analog-to-digital converter

作者: Maloberti Franco , Martins Rui Paulo Da Silva , Sin Sai-Weng , Wang Biao

DOI:

关键词: Dynamic rangeVoltageElectronic engineeringIntegratorAnalog-to-digital converterDecimationAdderExponential functionLinear phaseComputer science

摘要: An incremental analog-to-digital converter (IADC) with a two-phase linear-exponential accumulation loop for improving the signal to noise distortion ratio (SNDR) and dynamic range (DR) is disclosed. The IADC includes an analog modulator decimation filter. has input receiving voltage output. integrator, adder, quantizer, noise-coupling path, data weighted averaging (DWA) circuit, digital-to-analog (DAC). filter signals from output of modulator. 1st order accumulator, exponential decimator. configured operate linear phase suppressing thermal boosting SQNR.

参考文章(18)
Salvador R. Bernadas, Nicholas R. van Bavel, Charles D. Thompson, Eric J. Swanson, Method and apparatus for calibrating a multi-bit delta-sigma modular ,(1992)
Marshall K. Quick, Matthew O'Donnell, Steven R. Freeman, Marc A. Morin, Charles S. Desilets, Thomas E. Linnenbrink, Beamformed ultrasonic imager with delta-sigma feedback control ,(1998)
David L. Medlock, Jeffrey M. Klaas, Eric J. Swanson, Bruce Del Signore, Variable decimation architecture for a delta-sigma analog-to-digital converter ,(1991)
Ka Yin Leung, Eric J. Swanson, Kafai Leung, Method and apparatus for storing digital audio and playback thereof ,(1996)
Yao Liu, Edoardo Bonizzoni, Alessandro D'Amato, Franco Maloberti, A 105-dB SNDR, 10 kSps multi-level second-order incremental converter with smart-DEM consuming 280 µW and 3.3-V supply european solid-state circuits conference. pp. 371- 374 ,(2013) , 10.1109/ESSCIRC.2013.6649150
Eric J. Swanson, Ka Yin Leung, Xue-Mei Gong, Gain ranging analog-to-digital converter with error correction ,(1998)