Method for Protecting Intellectual Property Cores on Field Programmable Gate Array
作者： Thomas A. Kean
DOI:
关键词: Intellectual property 、 Engineering 、 Encryption 、 Field-programmable gate array 、 Key (cryptography) 、 Programmable logic array 、 Bitstream 、 Integrated circuit 、 Electrical engineering
摘要: Techniques are used to protect intellectual property cores on field programmable gate arrays. An approach is associate each array, or a limited number of arrays, with secret key. Each array may only be properly configured programmed by an appropriate encrypted bitstream (which includes one more cores). This has been encoded for the key associated particular FPGA. Other techniques also presented in this application and include network-based, nonnetwork-based, software-based, layered, other approaches. The allow core vendor charge customer per-use per-configuration their property. because useable number, possibly just one, integrated circuits.
lens.org 参考文章(59)
Krishna Rangasayee, Configuration eprom with programmable logic ,(1999)
Gary R. Lawman, Configuring an FPGA using embedded memory ,(1997)
Richard Johnstone, Computer software security system ,(1977)
Mark Leonard Buer, Standard cell ring oscillator of a non-deterministic randomizer circuit ,(1997)
William C. Plants, Cyclic redundancy checking of a field programmable gate array having an SRAM memory architecture ,(2000)
David Chiang, Wei-Yi Ku, George H. Simmons, Thomas Y. Ho, Robert W. Barker, Programmable logic device having security elements located amongst configuration bit locations to prevent unauthorized reading ,(1994)
Gary R. Lawman, Decoder structure and method for FPGA configuration ,(1997)
Robert John Rance, Daniel Nelson Heer, Thomas L. du Breuil, Vance Eugene Poteat, Joshua L. Cohen, Cecil A. Dean, David P. Maher, Electronic identifiers for network terminal devices ,(1996)
Richard P. Sehr, Card system and methods utilizing collector cards ,(1998)