Power7: IBM's Next-Generation Server Processor
作者： Ron Kalla , Balaram Sinharoy , William J. Starke , Michael Floyd
DOI: 10.1109/MM.2010.38
关键词: Memory hierarchy 、 Non-uniform memory access 、 IBM SAN Volume Controller 、 Cache 、 CPU cache 、 Multi-core processor 、 Multithreading 、 Cache algorithms 、 Smart Cache 、 Cache coloring 、 Operating system 、 Cache pollution 、 Computer science 、 Queued Telecommunications Access Method 、 PowerPC 、 Direct memory access 、 Random access memory 、 eDRAM 、 Pipeline burst cache
摘要: The Power7 is IBM's first eight-core processor, with each core capable of four-way simultaneous-multithreading operation. Its key architectural features include an advanced memory hierarchy three levels on-chip cache; embedded-DRAM devices used in the highest level and a new interface. This balanced multicore design scales from 1 to 32 sockets commercial scientific environments.
computer.org
ieeecomputersociety.org参考文章(6)
B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, J. B. Joyner, POWER5 System microarchitecture Ibm Journal of Research and Development. ,vol. 49, pp. 505- 521 ,(2005) , 10.1147/RD.494.0505
H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D. Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, M. T. Vaden, IBM POWER6 microarchitecture Ibm Journal of Research and Development. ,vol. 51, pp. 639- 662 ,(2007) , 10.1147/RD.516.0639
John Barth, William R. Reohr, Paul Parries, Gregory Fredeman, John Golz, Stanley E. Schuster, Richard E. Matick, Hillery Hunter, Charles C. Tanner, Joseph Harig, Hoki Kim, Babar A. Khan, John Griesemer, Robert P. Havreluk, Kenji Yanagisawa, Toshiaki Kirihata, Subramanian S. Iyer, A 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier IEEE Journal of Solid-state Circuits. ,vol. 43, pp. 86- 95 ,(2008) , 10.1109/JSSC.2007.908006
R. Kalla, B. Sinharoy, J.M. Tendler, IBM Power5 chip: a dual-core multithreaded processor IEEE Micro. ,vol. 24, pp. 40- 47 ,(2004) , 10.1109/MM.2004.1289290
William J. Starke, POWER7: IBM's next generation, balanced POWER server chip ieee hot chips symposium. pp. 1- 32 ,(2009) , 10.1109/HOTCHIPS.2009.7478382
J. M. Tendler, J. S. Dodson, J. S. Fields, H. Le, B. Sinharoy, POWER4 system microarchitecture Ibm Journal of Research and Development. ,vol. 46, pp. 5- 25 ,(2002) , 10.1147/RD.461.0005