Method and apparatus for generating a clock signal in holdover mode
作者： Gerard Pepenella , Bruno W. Garlepp
DOI:
关键词: Phase-locked loop 、 Delay-locked loop 、 Control theory 、 Signal 、 Low-pass filter 、 Clock signal 、 Clock domain crossing 、 Crystal oscillator 、 Computer science 、 Synchronous circuit
摘要: A first phase-locked loop circuit that includes a crystal oscillator, receives reference clock signal and supplies output based on the during normal operational mode stored value in holdover mode. second utilizes when generating an The operation to generate clock. Alternatively, both phased-lock may include low pass filter coupled filter, which filtered oscillator delay supply delayed
lens.org 参考文章(5)
Hendricus Maria Hyacinthus Bontekoe, John M. Alder, Method and apparatus for a phase-locked loop circuit with holdover mode ,(1994)
Chiyoko Yamamoto, Atsuki Taniguchi, Parallel phase-locked loop oscillator circuits with average frequency calculation of input stage loop ,(1994)
Nicholas Shectman, Methods and system for performing frame recovery in a network ,(1999)
Adam Opoczynski, Jeffrey Brede, James W. Ott, Phase locked loop using a counter and a microcontroller to produce VCXO control signals ,(1994)
Robert E. Morris, Todd J. Christopher, Circuit for preventing VCXO mode jumping ,(1990)