Fold and decimate filter architecture

作者: David Henry Damerow , William Franklin Johnstone

DOI:

关键词: Parallel computingHumanitiesDecimationMathematics

摘要: Circuit de decimation comportant une section donnees a decalage aval (14) qui recoit des echantillons dans l'ordre, ladite comprenant pluralite registres (17-20) couples directement et fournissant sortie registre aval. having downstream data shift which receives samples in order, said comprising plurality of registers coupled directly and providing an output register downstream. Chaque fonctionne comme un premier entre, sorti ayant profondeur decimation. Each registry functions as first in, out with depth Une amont (16) comporte (21-23) couplee amont. An upstream includes to the register. L'un (24) en sequence l'un peut fonctionner la fois dernier sorti. One can function both last first-out first-in, first-out. Lorsqu'il sorti, ledit pour inverser blocs d'echantillons donnees, taille chaque bloc correspondant au taux When operated last-in register, operates reverse blocks samples, size each block corresponding rate. inverse est ensuite decale travers inverted is then shifted through section. Chacun autres other first-register, out. Le circuit etre utilise former filtre numerique pouvant monte cascade diverses tailles. The decimating be used form digital filter cascaded various sizes.

参考文章(6)
Michael Granski, Alex Genusov, Paul Budnik, Mordecai Barkan, Refael Retter, Cascadable digital filter processor employing moving coefficients ,(1986)
E. de Man, U. Kleine, Linear phase decimation and interpolation filters for high-speed applications Electronics Letters. ,vol. 24, pp. 757- 759 ,(1988) , 10.1049/EL:19880511
Daniel Johannes Gerardus Janssen, De Meeberg Leendert Van, Decimation, linear phase, digital FIR filter ,(1980)
J. J. Van Der Kam, A digital «decimating» filter for analog-to-digital conversion of hi-fi audio signals Philips technical review. ,vol. 42, pp. 230- 238 ,(1986)
Cecil W. Farrow, Robert L. Cupo, Digital signal processor architecture ,(1987)