Image processing apparatus

摘要: An affine conversion address generated by an generator and a detection signal from outside-the-image memory area detector are transferred to first image memory, together with read signal, via control bus. Image data is out pixel position of the designated on bus The supplied gate circuit outputs directly or after converting it predetermined in accordance output second busy indicating transfer, provided independently Thus, stores raster addresses sequentially itself.