Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits

作者: Stephen M. Trimberger

DOI:

关键词: Integrated circuitComputer scienceUser designBitstreamProgrammable logic deviceEmbedded system

摘要: Methods and structures utilizing multiple configuration bitstreams to program integrated circuits (ICs) such as programmable logic devices, thereby enabling the utilization of partially defective ICs. A user design is implemented two or more times, preferably different resources much possible in each bitstream. The resulting are stored along with associated test a memory device, e.g., read-only (PROM). Under control circuit loaded into IC tested using an automated testing procedure. When bitstream found that enables function correctly programmed IC, i.e., avoids procedure terminates, begins according design.

参考文章(99)
Derek R. Curd, Kameswara K. Rao, Sholeh Diba, Napoleon W. Lee, Ronald J. Mack, Mihai G. Statovici, Reset circuit for a programmable logic device ,(1996)
Brandon J. Blodget, Scott P. McMillan, Carl H. Carmichael, Cameron D. Patterson, Prasanna Sundararajan, Methods of estimating susceptibility to single event upsets for a design implemented in an FPGA ,(2003)
John David Stanhope, Gregory Clark Richardson, Joseph Albert Savage, David W Fuller, System and method for deploying a hardware configuration with a computer program ,(2001)