Circuit for and method of configuring and partially reconfiguring function blocks of an integrated circuit device

作者: David P. Schultz , Ian A. Swarbrick , Nagendra Donepudi

DOI:

关键词: Block (programming)Computer hardwareComputer scienceControl registerFunction (mathematics)Integrated circuitCore (game theory)Interface (computing)

摘要: A circuit for configuring function blocks of an integrated device is described. The comprises a processing system; peripheral interface bus coupled to the and block bus, having programming registers core; wherein store data determining functionality core comprise control enabling configuration using data. method also

参考文章(42)
Juha Plosila, Ville Rantala, Teijo Lehtonen, Network on Chip Routing Algorithms ,(2006)
Patrik Westerkull, Hearing-aid interconnection system ,(2005)
Serge Vernalde, Vincent Nollet, Theodore Marescaux, Jean-Yves Mignolet, Diederik Verkest, Paul Coene, Prabhat Avasare, Heterogeneous multiprocessor network on chip devices, methods and operating systems for control thereof ,(2004)
Wataru Yokozeki, Kenji Mukaida, Tsuzumi Ninomiya, Shoichi Masui, Michiya Oura, Programmable logic device with ferroelectric configuration memories ,(2002)
Ian Andrew Swarbrick, Jay S. Tomlinson, Wolf-Dietrich Weber, Various methods and apparatuses for arbitration among blocks of functionality ,(2004)
Vasisht Mantra Vadi, David P. Schultz, John McGrath, John D. Logue, Anthony Collins, F. Erich Goetting, Reconfiguration port for dynamic reconfiguration ,(2004)
Mehul R. Vashi, Jane W. Sowards, Stephen M. Douglass, David P. Schultz, Nigel G. Herron, Steven P. Young, Programmable gate array and embedded circuitry initialization and processing ,(2004)
Dally, Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks IEEE Transactions on Computers. ,vol. 36, pp. 547- 553 ,(1987) , 10.1109/TC.1987.1676939