Latch structure for ripple domino logic

作者: Andrew Augustus Bjorksten , Michael Kevin Ciraula , Christopher McCall Durham , Donald George Mikan

DOI:

关键词: RippleDomino logicDominoElectronic engineeringBlock (data storage)Component (UML)Structure (mathematical logic)MultiplexerPropagation delayMathematics

摘要: A method and implementing structure for a domino block circuit 200 includes minimal component latching 203 which is merged with an exemplary MUX functional 201, to provide both inverting functions propagation delay in the data path. Implementations scanning circuitry including holding feature are also illustrated.

参考文章(15)
Shantanu R. Gupta, Thomas D. Fletcher, Clocking scheme for latching of a domino output ,(1995)
L. Yang, R. Chakharapani, S.I. Long, A high-speed dynamic domino circuit implemented with GaAs MESFETs IEEE Journal of Solid-State Circuits. ,vol. 22, pp. 874- 879 ,(1987) , 10.1109/JSSC.1987.1052827
Hiroaki Murakami, Osamu Matsumoto, Sense amplifier having pull-up circuit controlled by feedback ,(1990)
Robert J. Skruhak, Oded Yishay, Eytan Hartung, Michael E. Gladden, Method and apparatus for scan testing an array in a data processing system ,(1992)
Donald C. Anderson, Peter C. Curtis, Gregg S. Kodra, Method and apparatus for decoding information within a processing device ,(1994)
Larry B. Phillips, Static/dynamic flip-flop ,(1995)
James Nadir, Alper Ilkbahar, David Harris, Ching-Hua Chu, Jason C. Stinson, Sunny C. Huang, Opportunistic time-borrowing domino logic ,(1995)