PCI bridge and data transfer methods
作者： Patrick Boily
DOI:
关键词: Event (computing) 、 Data transmission 、 Bridge (interpersonal) 、 Write buffer 、 Conventional PCI 、 Computer hardware 、 Buffer (optical fiber) 、 Computer science 、 Write combining
摘要: A bridge for interconnecting a processor to peripheral device by way of PCI bus may have read buffer. The autonomously requests data from the and places received in reads receive write accumulates buffer until triggering event occurs. Upon occurrence sends burst.
lens.org 参考文章(29)
Khaldoun Alzien, Maria L. Melo, Robert C. Elliott, David J. Maguire, System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations ,(1997)
Christopher I. Nogradi, Smart buffer size adaptation apparatus and method ,(1997)
Brian S. Hausauer, Bassam Elkhoury, Christopher J. Pettey, Thomas R. Seeman, Dwight Riley, Bus-to-bus bridge in computer system, with fast burst memory range ,(1996)
Donald M. Gray, Agha Zaigham Ahsan, Arbitrating and servicing polychronous data requests in direct memory access ,(2005)
Takeshi Aimoto, Kiyoshi Kohzuki, Takeki Yazaki, Yoshinori Yamamura, Noriyuki Tanaka, Communication device with multi-stages of traffic shaping functions ,(2008)
Dominique Benoît Jacques d'Inverno, Gérard Chauvel, Serge Lasserre, Traffic controller using priority and burst control for reducing access latency ,(1998)
Nick G. Eskandari, Barry R. Davis, Trigger points for performance optimization in bus-to-bus bridges ,(1998)
James R. Magro, Performance monitoring and optimizing of controller parameters ,(2000)
William K. Warburton, Zhiquing (Carl) Zhou, Method and apparatus for combinatorial logic signal processor in a digitally based high speed x-ray spectrometer ,(1996)