Recovery of a coherent system in the presence of an uncorrectable error

作者: Gaikwad Parimal

DOI:

关键词: Cache controllerComputer hardwarePower consumptionChipDirectoryComputer science

摘要: A system, and corresponding method, is described for correcting an uncorrectable error in a coherent system. The detecting using code, such as parity or SECDED. cache controller agent calculates set of possible addresses. directory queried to determine which one the addresses correct address. and/or updated with address way. invention can be implemented any chip, HDL code that perform protection schemes require ECC calculation, kind. Embodiments enable IPs use different protections reduce power consumption bandwidth access more efficiently errors avoid system restart when occurs.

参考文章(7)
Robert V. Ledoux, Virendra S. Negi, James W. Keeley, Directory test error mode control apparatus ,(1983)
George J. Barlow, James W. Keeley, Chester M. Nibby, Cache resiliency in processing a variety of address faults ,(1987)
Bartholomew Blaner, David W. Cummings, Jeff A. Stuecheli, George W. Daly, Michael S. Siegel, Accelerated recovery for snooped addresses in a coherent attached processor proxy ,(2013)