System processing unit extended with programmable logic for plurality of functions
作者： David J. Borland
DOI:
关键词: Integrated circuit 、 Computer hardware 、 Simple programmable logic device 、 Electronic engineering 、 Programmable logic device 、 Macrocell array 、 Function block diagram 、 Transfer (computing) 、 Computer science 、 Erasable programmable logic device 、 Programmable logic array
摘要: An integrated circuit including a main system processing unit which can be extended using plurality of programmable logic for possible functions, and programming same. The also includes functional blocks, input/output (I/O) pads, coupled to each the blocks. is operable perform first function. Each blocks respective route data from various ones configure operation two or more create paths between one functions. I/O pads are transfer signals an external device. may function different computer system, circuit, cable coupling two.
lens.org 参考文章(13)
Stephen M. Trimberger, Sundararajarao Mohan, Method for configuring FPGA memory planes for virtual hardware computation ,(1997)
Eric G. Tausheck, Thomas A. Keaveny, Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols ,(1998)
Terumi Sawase, Yasushi Akao, Kouki Noguchi, Shiro Baba, Hideo Nakamura, Yoshimune Hagiwara, Single-chip microcomputer including non-volatile memory elements ,(1993)
Stephen M. Trimberger, Computer-implemented method of optimizing a time multiplexed programmable logic device ,(1997)
Troy D. Batterberry, Daniel A. Lotocky, Michael R. Atkinson, System and method for sharing a non-volatile memory element as a boot device ,(1996)
Web Chang, Application specific field programmable gate array ,(1996)
Frank Ray Keyser, Wendell Ray Larsen, Brian A. Worth, Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows by selectively transposing X and Y address portions, and programmable gate array applications thereof ,(1995)
Michael J. Wright, Ju Shen, Om P. Agrawal, Programmable gate array with improved configurable logic block ,(1989)
Victor A. Holen, Wilson K. Yee, Danesh Tavana, FPGA architecture with repeatable tiles including routing matrices and logic matrices ,(1996)