Fast CMOS logic with programmable logic control
作者： Cecil H. Kaplinsky
DOI:
关键词: Computer hardware 、 Programmable logic device 、 Logic optimization 、 Pass transistor logic 、 Simple programmable logic device 、 Electronic engineering 、 Sequential logic 、 Computer science 、 Programmable logic array 、 Logic gate 、 Logic family
摘要: A logic circuit having a programmable first stage and fixed or dedicated combinatorial second stage, serving as macrocell for the stage. At least one input to is connected directly bypassing The may be device with AND plane followed by an OR plane, functionally flexible. has at two groups of CMOS gates arranged in sequence manner hardwiring so implement specified function that representable sum-of-products form, fast compared outputs from control operations upon inputs.
lens.org 参考文章(19)
Randy C. Steele, Safoin A. Raad, Programmable summing functions for programmable logic devices ,(1988)
Hua-Thye Chua, John M. Birkner, Programmable array logic circuit ,(1977)
Jean P. Pouillange, Vernier-type electrodynamic machine ,(1986)
Mark E. Fitzpatrick, Zahid Ansari, Cyrus Tsui, Albert Chan, Andrew K. L. Chan, Output circuit for a programmable logic array ,(1985)
Fares N. Mubarak, Kapil Shankar, Om Agrawal, Programmable logic cell with flexible clocking and flexible feedback ,(1985)
Robert F. Hartmann, Yiu-Fai Chan, Sau-Ching Wong, Jung-Hsing Ou, Programmable logic array device using EPROM technology ,(1985)
Barbara J. Fisher, David L. Rutledge, A.C. Testing of logic arrays ,(1982)
Kapil Shankar, Ju Shen, Cyrus Tsui, Albert L. Chan, Programmable logic device providing product term sharing and steering to the outputs of the programmable logic device ,(1992)
Robert Wayne Dugger, Process and intermediates for isopropyl 3S-amino-2R-hydroxy-alkanoates ,(1989)