Design of Quantum Cost and Delay-Optimized Reversible Wallace Tree Multiplier Using Compressors

作者: A. N. Nagamani , Vinod Kumar Agrawal

DOI: 10.1007/978-81-322-2126-5_36

关键词: MultiplicationDigital signal processingWallace multiplierMathematicsArithmetic circuitsComputationQuantum costWallace tree multiplierGas compressorElectronic engineeringAlgorithm

摘要: Compressors play a specific role in realizing high-speed arithmetic circuits particular multipliers. The increase the demand of fast multiplication has attracted many researchers to design higher order compressors which enhance speed computation by reducing critical path delay processing unit. In this paper, quantum cost and delay-optimized are proposed. designed using existing reversible gates such as Feynman, Fredkin, Peres (PG). Using these optimized compressors, 8 × Wallace multiplier is performance parameters compared with designs literature. It evident from results that exhibits better lesser hence it faster Thus, suitable for FFTs, IFTs modern DSP design.

参考文章(25)
Hamid R. Arabnia, Himanshu Thapliyal, M. B. Srinivas, Pallavi Devi Gopineedi, Novel and Efficient 4: 2 and 5: 2 Compressors with Minimum Number of Transistors Designed for Low-Power Operations. european symposium on algorithms. pp. 160- 168 ,(2006)
Ohsang Kwon, Kevin Nowka, Earl E. Swartzlander, Jr., A 16-Bit by 16-Bit MAC Design Using Fast 5: 3 Compressor Cells signal processing systems. ,vol. 31, pp. 77- 89 ,(2002) , 10.1023/A:1015333103608
C. S. Wallace, A Suggestion for a Fast Multiplier IEEE Transactions on Electronic Computers. ,vol. 13, pp. 14- 17 ,(1964) , 10.1109/PGEC.1964.263830
Asher Peres, Reversible logic and quantum computers Physical Review A. ,vol. 32, pp. 3266- 3276 ,(1985) , 10.1103/PHYSREVA.32.3266
James Donald, Niraj K. Jha, Reversible logic synthesis with Fredkin and Peres gates ACM Journal on Emerging Technologies in Computing Systems. ,vol. 4, pp. 2- ,(2008) , 10.1145/1330521.1330523
K. Prasad, K.K. Parhi, Low-power 4-2 and 5-2 compressors asilomar conference on signals, systems and computers. ,vol. 1, pp. 129- 133 ,(2001) , 10.1109/ACSSC.2001.986892
Richard P. Feynman, Quantum Mechanical Computers Optics News. ,vol. 11, pp. 11- 20 ,(1985) , 10.1364/ON.11.2.000011
R. Landauer, Irreversibility and heat generation in the computing process Ibm Journal of Research and Development. ,vol. 44, pp. 261- 269 ,(2000) , 10.1147/RD.441.0261
Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha, J.-G. Chung, A novel multiplexer-based low-power full adder IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 51, pp. 345- 348 ,(2004) , 10.1109/TCSII.2004.831429
P.J. Song, G. De Micheli, Circuit and architecture trade-offs for high-speed multiplication IEEE Journal of Solid-state Circuits. ,vol. 26, pp. 1184- 1198 ,(1991) , 10.1109/4.84935