Memory with termination circuit
作者： Masayasu Komyo , Yoichi Iizuka
DOI:
关键词: Power (physics) 、 Control signal 、 Electrical engineering 、 Signal lines 、 Resistor 、 Engineering 、 Integrated circuit 、 Control circuit 、 Terminal (electronics) 、 Transmission (telecommunications)
摘要: Provided is a semiconductor integrated circuit according to an exemplary aspect of the present invention including first and second transmitter-receivers that execute transmission reception data through signal line. The transmitter-receiver includes termination resistor switch, being provided between power supply terminal line, switch controlling current flowing be turned on off, control outputs so when receives data, off transmits continuously during predetermined period after receiving further another data.
lens.org 参考文章(32)
Qiang Fu, Xiping Zhou, Method and apparatuses for monitoring system bus ,(2013)
Kohei Murayama, Takeshi Suzuki, Memory control circuit, memory control method, and integrated circuit ,(2007)
Andrew M. Volk, Jen-Tai Hsu, Impedance control for wide range loaded signals using distributed methodology ,(2000)
Yoshinori Matsui, Memory device and memory system ,(2002)
Roy Greeff, Terry R. Lee, Ron Harrison, Active termination in a multidrop memory system ,(2000)
Masayasu Komyo, Yoichi Iizuka, Semiconductor integrated circuit with data transmitting and receiving circuits ,(2013)
Jeffery W. Janzen, Active termination control through on module register ,(2003)
Yoshinori Matsui, Semiconductor memory device and data processing system including the semiconductor memory device ,(2009)
Timothy Cowles, Christian Mohr, Circuit and method for test and repair ,(2001)