Method and apparatus for vertically locking input and output signals

作者: Brian Richard Taraci , Duy Duc Troung

DOI:

关键词: Phase-locked loopRefresh rateControl theoryRecord lockingPhase (waves)PixelFrame ratesyncComputer scienceFrame (networking)

摘要: This invention describes a method and apparatus for vertically locking input output video frame rates. The vertical sync pulse is locked in phase with the pulse, regardless of format frequency. resolution, horizontal refresh rate, delay are all user selectable. Two Phase Locked Loops connected series to achive lock between frames. Locking pulses frames will eliminate mixing pixels from different one frame. first Loop generates pixel clock required satisfy user's display preferences but may not precisely represent desired because current use integer dividers. A second adjusts its output, which reference frequency Loop, until achieved.

参考文章(16)
Thomas A. Hoch, Raymond Schmidt, John Patrick Jones, Patrick L. DeAngelis, Brian Branscomb, Mahesh N. Ganmukhi, Eric L. Reed, Timing synchronization and switchover in a network switch ,(1998)
Thomas C. Lyon, Jack J. Campbell, Motion sequence pattern detector for video ,(1989)
Jack J. Campbell, Yves Charles Faroudja, Thomas C. Lyon, Television scan line doubler including temporal median filter ,(1990)
Harold Schiefer, Steven Hanna, Multi-scan video timing generator for format conversion ,(1998)
Johji Mamiya, Hironari Nishino, Kohnji Ishii, Dot clock generator for liquid crystal display device ,(1994)