Vector processor acceleration for media quantization
作者： Wei Jia
DOI:
关键词: Parallel computing 、 Quantization (physics) 、 Acceleration 、 Vector quantization 、 Multiplication 、 Encoding (memory) 、 Algorithm 、 Set (abstract data type) 、 Discrete cosine transform 、 Mathematics 、 Vector processor
摘要: A method and system for vector processor quantization acceleration an encoding process. The process is implemented using the hardware of a video processor. includes computing coefficients DCT (discrete cosine transform) operation determining step use with each coefficients. then used acceleration. Out range possible quantized output values, computes set values from configured to evaluate in parallel. For that are not computed processor, by multiplication logic path.
lens.org 参考文章(131)
Chia-Yow Yeh, DCT/IDCT circuit ,(1998)
Kenji Hirano, Decoding apparatus and decoding method for variable length codes ,(1999)
Venkat Mattela, Srinivasa Malladi, System and method for performing an optimized inverse discrete cosine transform with improved efficiency ,(1996)
Kevin C. Gold, Automatic generation of program logic to decode variable-length codes ,(2002)
Arthur M. Goldstein, Method and apparatus for performing error correction code operations ,(1997)
Masakazu Nishino, Tatsuro Juri, Video signal recording data overflow allocation apparatus and method ,(1995)
Jun Tang, John Ling Wing So, Computer operating process allocating tasks between first and second processors at run time based upon current processor load ,(1997)
Andreas Vehse, Mike Wiedemann, Configuration of filter for data stream organized in frames ,(2005)
Baruch Nissenbaum, Benny Eitan, Meir Feder, Method for performing an inverse cosine transfer function for use with multimedia information ,(1996)