Verification of timing constraints on large digital systems

作者: Thomas M. McWilliams

DOI:

关键词: Sequential logicPropagation delaySignal generatorReal-time computingAlgorithm designComputer hardwareElectronic circuitLogic synthesisStatic timing analysisComputer scienceFunctional verification

摘要: … for the constant support and guidance they have provided … Foundation's gracious support has provided me the freedom … Timing Verifier and their patience and many suggestions for …

参考文章(10)
Richard A. Harrison, Daniel J. Olson, Race analysis of digital systems without logic simulation design automation conference. pp. 82- 94 ,(1971) , 10.1145/800158.805063
W. M. vanCleemput, An hierarchical language for the structural description of digital systems design automation conference. pp. 377- 385 ,(1977) , 10.5555/800262.809157
Paul Losleben, Design validation in hierarchical systems design automation conference. pp. 431- 438 ,(1975) , 10.5555/800261.809097
Marvin A. Wold, Design Verification and Performance Analysis design automation conference. pp. 264- 270 ,(1978) , 10.5555/800095.803101
Lawrence C. Widdoes, Thomas M. McWilliams, The SCALD Physical Design Subsystem design automation conference. pp. 278- 284 ,(1978) , 10.5555/800095.803103
C. Chicoix, J. Pedoussat, N. Giambiasi, An accurate time delay model for large digital network simulation design automation conference. pp. 54- 60 ,(1976) , 10.1145/800146.804795
Lawrence C. Widdoes, Thomas M. McWilliams, SCALD: Structured Computer-Aided Logic Design design automation conference. pp. 271- 277 ,(1978) , 10.5555/800095.803102
Howard E. Krohn, Design verification of large scientific computers design automation conference. pp. 354- 361 ,(1977) , 10.5555/800262.809154