Multiplexer Based Circuit Synthesis with Area-Power Trade-Off
作者： Sambhu Nath Pradhan , Santanu Chattopadhyay
DOI: 10.1007/978-3-642-17881-8_39
关键词: Leakage (electronics) 、 Very-large-scale integration 、 Electronic engineering 、 Real-time computing 、 Multiplexer 、 Binary decision diagram 、 Power minimization 、 Computer science
摘要: Due to the regularity of implementation, multiplexers are widely used in VLSI circuit synthesis. This paper proposes a technique for decomposing function into 2-to-1 performing area-power tradeoff. To best our knowledge this is first ever effort incorporate leakage power calculation multiplexer based decomposition. With respect an initial ROBDD (Reduced Ordered Binary Decision Diagram) representation function, scheme shows more than 30% reduction area, and switching LGSynth91 benchmarks without performance degradation. It also enumerates trade-offs present solution space different weights associated with these three quantities.
springer.com
sci-hub.st 参考文章(13)
Mohab Anis, Mohamed Elmasry, Multi-Threshold CMOS Digital Circuits Springer US. ,(2003) , 10.1007/978-1-4615-0391-0
Mohamed I. Elmasry, Mohab Anis, Multi-Threshold CMOS Digital Circuits: Managing Leakage Power ,(2012)
Kaushik Roy, Sharat Prasad, Low power CMOS VLSI circuit design ,(2000)
Richard L. Rudell, Alberto Sangiovanni-Vincentelli, Logic synthesis for vlsi design University of California, Berkeley. ,(1989)
Scott Thompson, MOS Scaling: Transistor Challenges for the 21st Century ,(1998)
Kisun Kim, Taekyoon Ahn, Sang-Yeol Han, Chang-Seung Kim, Ki-Hyun Kim, Low-power multiplexer decomposition by suppressing propagation of signal transitions international symposium on circuits and systems. ,vol. 5, pp. 85- 88 ,(2001) , 10.1109/ISCAS.2001.921991
Akers, Binary Decision Diagrams IEEE Transactions on Computers. ,vol. 27, pp. 509- 516 ,(1978) , 10.1109/TC.1978.1675141
Shashidhar Thakur, D. F. Wong, Shankar Krishnamoorthy, Delay minimal decomposition of multiplexers in technology mapping design automation conference. pp. 254- 257 ,(1996) , 10.1145/240518.240565
Unni Narayanan, Hon Wai Leong, Ki-seok Chung, C. L. Liu, Low power multiplexer decomposition Proceedings of the 1997 international symposium on Low power electronics and design - ISLPED '97. pp. 269- 274 ,(1997) , 10.1145/263272.263350
D. Satyanarayana, S. Chattopadhyay, J. Sasidhar, Low power combinational circuit synthesis targeting multiplexer based FPGAs international conference on vlsi design. pp. 79- 84 ,(2004) , 10.1109/ICVD.2004.1260906