Semiconductor memory device including on die termination circuit and on die termination method thereof
作者： Sang-seok Kang , Jong-Hyoung Lim
DOI:
关键词: Signal 、 Electrical engineering 、 Phase (waves) 、 Clock signal 、 Semiconductor memory 、 On-die termination 、 Materials science 、 Phase change
摘要: A semiconductor memory device is provided. The includes an on die termination circuit controlling a resistance value by detecting phase change of signal inputted through pad. Additionally, the changes when identical during n (n positive integer) periods clock signal.
lens.org 参考文章(13)
Kye-Hyun Kyung, Devices and methods for controlling active termination resistors in a memory system ,(2002)
Nam-Seog Kim, Uk-Rae Cho, Impedance updating apparatus of termination circuit and impedance updating method thereof ,(2001)
Feng Lin, Brian Johnson, Method and apparatus for calibrating driver impedance ,(2003)
In-Young Chung, Semiconductor integrated circuit device and on-die termination circuit ,(2005)
Ebrahim H. Hargan, History-based slew rate control to reduce intersymbol interference ,(2004)
Larry Jay Thayer, David John Marshall, Philip L. Barnes, Method and apparatus for high speed bus having adjustable, symmetrical, edge-rate controlled, waveforms ,(2002)
Mohammad R. Tamjidi, Waveform compensated output driver ,(2000)
Noriyuki Tokuhiro, Hiroshi Miyazaki, Hiroshi Miyake, Tadao Aikawa, Resistance compensation method, circuit having a resistance compensation function, and circuit resistance test method ,(2004)
小林 直樹, Naoki Kobayashi, Automatic adjusting circuit for clock phase and pulse width ,(1997)