Digital phase control using first and second delay lines

作者: Satoshi Nakamura

DOI:

关键词: Clock skewComputer scienceClock signalClock domain crossingSelf-clocking signalPhase (waves)Synchronous circuitElectronic engineeringLine (text file)Phase control

摘要: A digital phase control method shifts a predetermined number of clock signals having the same frequency and different phases at high precision resolution as whole with its interval maintained to keep interval. The comprises steps preparing fourteen first multi-phase fixed phase, sixteen second signals, locking specific signal particular changing combination be phase-locked shift signals. In addition, in order generate delay line comprising ring-shaped chained buffers may used.

参考文章(12)
Richard G. Kusyk, Shawn Searles, Signal delay apparatus employing a phase locked loop ,(1992)
Bernhard H. Andresen, Joseph A. Casasanta, Yoshinori Satoh, Stanley C. Keeney, Robert C. Martin, Fine resolution digital delay line with coarse and fine adjustment stages ,(1997)
Masao Taguchi, Ayako Kitamoto, Masato Matsumiya, Mitsuhiro Higashiho, Toru Koga, Hideki Kano, Yoshinori Okajima, Toshikazu Nakamura, Kuninori Kawabata, Masato Takita, Satoshi Eto, Koichi Nishimura, Variable delay circuit and semiconductor integrated circuit device ,(2000)
Hyun-woo Lee, Yong-Hoon Kim, Delay locked loop ,(2002)
Richard G. Cliff, Cameron McClintock, Srinivas T. Reddy, David Edward Jefferson, Variable-path-length voltage-controlled oscillator circuit ,(1997)