Changing the odds against masked logic
作者： Kris Tiri , Patrick Schaumont
DOI: 10.1007/978-3-540-74462-7_10
关键词: Random switching 、 Power consumption 、 A priori and a posteriori 、 Entropy (information theory) 、 Odds 、 Logic gate 、 Computer science 、 Cycles per instruction 、 Algorithm 、 Power analysis
摘要: Random switching logic (RSL) has been proposed as an efficient countermeasure to mitigate power analysis. The style equalizes the output transition probabilities using a random mask-bit. This manuscript, however, will show successful attack against RSL. single mask-bit can only add one bit of entropy information content overall consumption variations and very easily be deduced from consumption. Once is known, posteriori transitions are not equal anymore analysis mounted. A threshold filter suffices remove additional information.
springer.com
sci-hub.st 参考文章(10)
Anantha Chandrakasan, Robert W. Brodersen, Low-Power CMOS Design Wiley-IEEE Press. ,(1997) , 10.1109/9780470545058
Stefan Mangard, Thomas Popp, Berndt M. Gammel, Side-Channel Leakage of Masked CMOS Gates Lecture Notes in Computer Science. pp. 351- 365 ,(2005) , 10.1007/978-3-540-30574-3_24
Minoru Saeki, Tetsuya Ichikawa, Daisuke Suzuki, Random Switching Logic: A Countermeasure against DPA based on Transition Probability. IACR Cryptology ePrint Archive. ,vol. 2004, pp. 346- ,(2004)
B. Moyer, Low-power design for embedded processors Proceedings of the IEEE. ,vol. 89, pp. 1576- 1587 ,(2001) , 10.1109/5.964439
Kris Tiri, David Hwang, Alireza Hodjat, Bo-Cheng Lai, Shenglin Yang, Patrick Schaumont, Ingrid Verbauwhede, Prototype IC with WDDL and differential routing – DPA resistance assessment cryptographic hardware and embedded systems. ,vol. 3659, pp. 354- 365 ,(2005) , 10.1007/11545262_26
Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa, DPA leakage models for CMOS logic circuits cryptographic hardware and embedded systems. pp. 366- 382 ,(2005) , 10.1007/11545262_27
A.P. Chandrakasan, S. Sheng, R.W. Brodersen, Low-power CMOS digital design IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 473- 484 ,(1992) , 10.1109/4.126534
Eric Peeters, François-Xavier Standaert, Nicolas Donckers, Jean-Jacques Quisquater, Improved higher-order side-channel attacks with FPGA experiments cryptographic hardware and embedded systems. ,vol. 3659, pp. 309- 323 ,(2005) , 10.1007/11545262_23
Topics in Cryptology – CT-RSA 2005 Springer Berlin Heidelberg. ,(2005) , 10.1007/B105222
Cryptographic Hardware and Embedded Systems – CHES 2005 Springer Berlin Heidelberg. ,(2005) , 10.1007/11545262