Data processing architectures for packet handling
作者： Matthias Dejaegher , Danny Halamish , John Rhoades , Paul Winser , Simon McIntosh-Smith
DOI:
关键词: Computer science 、 Bandwidth (computing) 、 Process (computing) 、 Data processing 、 Input device 、 Network packet 、 Computer hardware
摘要: A data processing architecture includes an input device that receives incoming stream of packets. plurality elements are operable to process received from the device. The is distribute packets in whole or part dependence upon bandwidth elements.
lens.org 参考文章(39)
Harish Belur, Nicholas Bambos, Majid Torabi, Richard Heaton, Harish Devanagondi, Queueing architecture and load balancing for parallel packet processing in communication networks ,(2002)
Thomas Dejanovic, Gregg Anthony Westbrook, Method and apparatus for distributed resequencing and reassembly of subdivided packets ,(2001)
Anthony Spencer, Traffic management architecture ,(2003)
Hideyuki Hirata, Packet switching system ,(1986)
Robert Newman, Ken Marshall, Michael Pham, Method and apparatus for communications from a non-ATM communication medium to an ATM communication medium ,(1993)
Douglas James Follett, High speed switching architecture ,(1992)
Xiaoning Nie, Unit and method for distributing and processing data packets ,(2003)
Patrick Pak Tak Leong, King L. Won, Creating and/or managing meta-data for data storage devices using a packet switch appliance ,(2010)
Dennis C. Ferguson, Chi-Chung Chen, Thomas M. Skibo, Packet spraying for load balancing across multiple packet processors ,(2010)
Bryan Rittmeyer, Joseph Y. Chang, Parallel packet processor with session active checker ,(2011)