Exploiting finite precision information to guide data-flow mapping
作者： David Novo , Min Li , Robert Fasthuber , Praveen Raghavan , Francky Catthoor
关键词: Computer engineering 、 Overhead (computing) 、 Computer science 、 Fast Fourier transform 、 Data flow diagram 、 Data-flow analysis 、 Electronic engineering 、 Signal processing 、 Reduction (complexity)
摘要: Advanced handheld applications are demanding for implementations of higher energy efficiency and performance. In typical implementations, the finite precision information is only known after fixed-point refinement, once data-flow has been frozen. Instead, in this paper we suggest propagation to drive transformations order achieve a mapping efficiency. Then, provided flexible architecture with low run-time switching overhead, under execution can opportunistically be tuned provide instantaneous computational accuracy required by application. Thereby, average number operations those minimized. This principle demonstrated implementation 128-point FFT present WLAN receiver. Compared conventional implementation, reduction 49% 65% cycles achieved depending on conditions external
acm.org
sci-hub.se 参考文章(14)
Behrooz Parhami, Computer Arithmetic: Algorithms and Hardware Designs ,(1999)
Naresh R. Shanbhag, Algorithms Transformation Techniques for Low-Power Wireless VLSI Systems Design International Journal of Wireless Information Networks. ,vol. 5, pp. 147- 171 ,(1998) , 10.1023/A:1018869519651
F. Catthoor, D. Lanneer, H. de Man, Applications-specific microcoded architectures for efficient fixed-rate FFT international symposium on circuits and systems. pp. 1919- 1922 ,(1989) , 10.1109/ISCAS.1989.100745
A.A. Gaffar, O. Mencer, W. Luk, P.Y.K. Cheung, Unifying bit-width optimisation for fixed-point and floating-point designs field-programmable custom computing machines. pp. 79- 88 ,(2004) , 10.1109/FCCM.2004.59
Romuald Rocher, Daniel Menard, Nicolas Herve, Olivier Sentieys, Fixed-point configurable hardware components Eurasip Journal on Embedded Systems. ,vol. 2006, pp. 20- 20 ,(2006) , 10.1155/ES/2006/23197
S. YOSHIZAWA, Y. MIYANAGA, Tunable Wordlength Architecture for a Low Power Wireless OFDM Demodulator IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. ,vol. 89, pp. 2866- 2873 ,(2006) , 10.1093/IETFEC/E89-A.10.2866
David F. Bacon, Susan L. Graham, Oliver J. Sharp, Compiler transformations for high-performance computing ACM Computing Surveys. ,vol. 26, pp. 345- 420 ,(1994) , 10.1145/197405.197406
S. Cherry, Edholm's law of bandwidth IEEE Spectrum. ,vol. 41, pp. 58- 60 ,(2004) , 10.1109/MSPEC.2004.1309810
Praveen Raghavan, Andy Lambrechts, Murali Jayapala, Francky Catthoor, Diederik Verkest, Distributed Loop Controller for Multithreading in Unithreaded ILP Architectures IEEE Transactions on Computers. ,vol. 58, pp. 311- 321 ,(2009) , 10.1109/TC.2008.168
Henk Corporaal, Murali Jayapala, Diederik Verkest, Andy Lambrechts, Francky Catthoor, Praveen Raghavan, Very wide register: an asymmetric register file organization for low power embedded processors design, automation, and test in europe. pp. 1066- 1071 ,(2007) , 10.5555/1266366.1266596