A combined Reed-Solomon encoder and syndrome generator with small hardware complexity
作者： G. Fettweis , M. Hassner
DOI: 10.1109/ISCAS.1992.230447
关键词: Reed–Solomon error correction 、 Electronic engineering 、 Generator (computer programming) 、 Error detection and correction 、 CMOS 、 Codec 、 Encoder 、 Decoding methods 、 Computer hardware 、 Computer science
摘要: In most applications of a Reed-Solomon codec (coder/decoder) data are either being transmitted or received where the encoder decoder is active, while other idle. The idea presented to show how can be transformed such that its implementation make use existing circuitry, requiring only little additional hardware dedicated encoder. CMOS design examples which were studied savings amounted more than 90%. architecture easily programmed for different error correction powers. >
sci-hub.se 参考文章(4)
G. Seroussi, A systolic Reed-Solomon encoder IEEE Transactions on Information Theory. ,vol. 37, pp. 1217- 1220 ,(1991) , 10.1109/18.86977
E. Berlekamp, Bit-serial Reed - Solomon encoders IEEE Transactions on Information Theory. ,vol. 28, pp. 869- 874 ,(1982) , 10.1109/TIT.1982.1056591
R.M. Roth, A. Lempel, Application of circulant matrices to the construction and decoding of linear codes IEEE Transactions on Information Theory. ,vol. 36, pp. 1157- 1163 ,(1990) , 10.1109/18.57218
Charles E. Leiserson, James B. Saxe, Optimizing synchronous systems 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981). pp. 23- 36 ,(1981) , 10.1109/SFCS.1981.34