Evaluating The Performance Of Four Snooping Cache Coherency Protocols

作者: S. J. Eggers , R. H. Katz

DOI: 10.1145/74925.74927

关键词: Cache algorithmsCache invalidationDistributed computingMSI protocolWrite-onceCacheBus sniffingComputer scienceMESIF protocolCache coherenceLocality of reference

摘要: Write-invalidate and write-broadcast coherency protocols have been criticized for being unable to achieve good bus performance across all cache configurations. In particular, write-invalidate can suffer as block size increases; large sizes will hurt write-broadcast. Read-broadcast competitive snooping extensions the proposed solve each problem. Our results indicate that benefits of are limited. reduces number invalidation misses, but at a high cost in processor lockout from cache. The net effect be an increase total execution cycles. Competitive only those programs with per-processor locality Of reference shared data. For characterized by inter-processor contention addresses, competi- tive degrade causing slight utilization time.

参考文章(23)
Mark D Hill, Aspects of Cache Memory and Instruction University of California at Berkeley. ,(1987)
Mark D. Hill, Aspects of cache memory and instruction buffer performance University of California, Berkeley. ,(1987) , 10.21236/ADA604007
Steve McGrogan, Robert Olson, Nell Toda, Parallelizing Large Existing Programs: Methodology and Experiences. COMPCON. pp. 458- 466 ,(1986)
Mark D Hill, Susan J Eggers, James R Larus, George S Taylor, Glenn D Adams, Bidyut K Bose, Garth A Gibson, Paul M Hansen, John Keller, Shing I Kong, Corinna Grace Lee, Daebum Lee, JM Pendleton, Scott Allen Ritchie, David A Wood, Benjamin G Zorn, Paul N Hilfinger, DA Hodges, Randy H Katz, J Ousterhout, David A Patterson, None, SPUR: A VLSI Multiprocessor Workstation University of California at Berkeley. ,(1985)
James R. Goodman, Cache memory optimization to reduce processor/memory traffic Advances in VLSI and Computer Systems archive. ,vol. 2, pp. 61- 86 ,(1987) , 10.5555/35029.35033
David A. Wood, Susan J. Eggers, Garth Gibson, SPUR Memory System Architecture University of California at Berkeley. ,(1988) , 10.21236/ADA619784
H.-K. T. Ma, S. Devadas, A. Sangiovanni-Vincentelli, R. Wei, Logic Verification Algorithms and their Parallel Implementation design automation conference. pp. 283- 290 ,(1987) , 10.1145/37888.37931
Cedell Alexander, William Keshlear, Furrokh Cooper, Faye Briggs, Cache memory performance in a unix enviroment ACM Sigarch Computer Architecture News. ,vol. 14, pp. 41- 61 ,(1986) , 10.1145/381711.381717
Anna R. Karlin, Mark S. Manasse, Larry Rudolph, Daniel D. Sleator, Competitive snoopy caching Algorithmica. ,vol. 3, pp. 79- 119 ,(1988) , 10.1007/BF01762111
Anant Agarwal, John Hennessy, Mark Horowitz, Cache performance of operating system and multiprogramming workloads ACM Transactions on Computer Systems. ,vol. 6, pp. 393- 431 ,(1988) , 10.1145/48012.48037