Sleep control signal sequence circuit
作者： Bai-Hong Liu
DOI:
关键词: Transistor 、 Chip 、 Sleep control 、 Control circuit 、 Signal 、 Sleep (system call) 、 Engineering 、 Electrical engineering 、 Terminal (electronics) 、 Node (circuits)
摘要: A sequence circuit includes a switch ( 30 ) and control 50 ). The has an input terminal connected with node 11 output to super I/O chip 10 first transistor (Q 4 second 5 ), the gate drain sleep signal (S 3 ′), base of collector chip. When computer is off or in one states, at low level outputs signal; when on, high signal.
lens.org 参考文章(4)
Brian S. Forbes, Robert O. Bruckner, System for disabling remote wake events on a remote wake line that is coupled to a front panel switch wake line ,(2000)
Robert E. Krancher, Richard S. Lin, Scott P. Saunders, Handling of multiple compliant and non-compliant wake-up sources in a computer system ,(2000)
Woon Jeong Lee, Lan Wang, Paul Poh Loh Cheok, Computer system performing machine specific tasks before going to a low power state ,(2003)
Michael Stapleton, Philip Doberenz, Controlling power for a sleeping state of a computer to prevent overloading of the stand-by power rails by selectively asserting a control signal ,(1999)