Address translation buffer control system
作者： Hirosada C O Fujitsu Limited Tone
DOI:
关键词: Control system 、 Virtual memory 、 Operating system 、 Physical address 、 Logical address 、 Computer hardware 、 Key (cryptography) 、 Translation (geometry) 、 Mode (computer interface) 、 Computer science 、 Translation lookaside buffer
摘要: A computer virtual memory system having a translation lookaside buffer (TLB) in which the result of dynamic address is stored when normal mode or non-privileged instruction executed, but not privileged such as storage key operation. The does occur even though effective translated into physical address.
google.de 参考文章(9)
Richard J. Chueh, Computer system key and lock protection mechanism ,(1981)
Horace H. Tsiang, Arthur B. Barrow, Computer having an indexed local ram to store previously translated virtual addresses ,(1980)
Andrew Robert Heller, Richard Lee Sites, DLAT Synonym control means for common portions of all address spaces ,(1977)
Morris Taradalsky, James A. Cannavino, William S. Worley, Andrew R. Heller, Authorization mechanism for establishing addressability to information in another address space ,(1980)
Michael I. Davis, Richard E. Birney, Non-translatable storage protection control system ,(1977)
Mickiel P. Fedde, David G. Kaminski, Robert C. De Ward, Virtual address translator utilizing interrupt level code ,(1977)
Tadaaki Bandoh, Ryosei Hiraoka, Tetsuya Kawakami, Hidekazu Matsumoto, Jushi Ide, Yasushi Fukunaga, Takeshi Kato, Shared virtual address translation unit for a multiprocessor system ,(1981)
William S. Worley, Andrew R. Heller, Mechanism for control of address translation by a program using a plurality of translation tables ,(1980)
Anthony Joseph Capozzi, Hierarchical memory system ,(1979)