A monolithic video A/D converter
作者： J.G. Peterson
DOI: 10.1109/JSSC.1979.1051300
关键词: Signal 、 Cost effectiveness 、 Signal processing 、 Mixed-signal integrated circuit 、 Comparator 、 Engineering 、 Electronic engineering 、 Linearity 、 Digital signal 、 Electrical engineering 、 Digital down converter
摘要: The design and measured performance of a fully parallel monolithic 8-bit A/D converter is reported. required comparators combining logic were designed fabricated with standard high-performance triple-diffused technology. A bipolar comparator circuit giving good high input impedance described. Circuit operation reported at sample rates up to 30 megasamples per second (MS/s), analog signal power frequencies 6 MHz. Full linearity was achieved. An SNR 42-44 dB observed 5.3
harvard.edu
sci-hub.se 参考文章(3)
G. McIver, R. Miller, T. O'Shaughnessy, A monolithic 16 x 16 digital multiplier international solid-state circuits conference. pp. 54- 55 ,(1974) , 10.1109/ISSCC.1974.1155352
B. Gordon, Linear electronic analog/digital conversion architectures, their origins, parameters, limitations, and applications IEEE Transactions on Circuits and Systems. ,vol. 25, pp. 391- 418 ,(1978) , 10.1109/TCS.1978.1084498
J. Buie, 3D-LSI compatible logic family pp. 1- ,(1975)