Memory-based trigger generation scheme in an emulation environment

作者: Charles Selvidge , Gregoire Brunot

DOI:

关键词: Combinational logicEmulationHardware emulationLogic analyzerComputer sciencePort (circuit theory)Host (network)Embedded systemIntegrated circuitControl reconfiguration

摘要: A system and method are disclosed for generating triggers within a hardware emulator. The allows dynamic reconfiguration of the trigger generation scheme during emulation. In one aspect, input probe signals received on an address port to memory from integrated circuit outputs data port, data, which is addressed, at least in part, by signals. output may be sent through further combinatorial logic or directly connected analyzer represents information. another reconfigured dynamically For example, where dual-port RAM, emulation host can write perform reconfiguration.

参考文章(25)
Alon Kfir, Platon Beletsky, Tsair-Chin Lin, Memory rewind and reconstruction for hardware emulator ,(2003)
Andreas Kirschbaum, Jürgen Becker, Manfred Glesner, A reconfigurable hardware-monitor for communication analysis in distributed real-time systems Lecture Notes in Computer Science. pp. 61- 66 ,(1998) , 10.1007/3-540-64359-1_674
Robert J. Fuchs, Michael A. Howard, James Y. Hurt, Method and apparatus for coding bits of data in parallel ,(2002)
Shalesh Thusoo, David E. Richter, Brian R. Baird, David M. Stark, James S. Blomgren, Debug and video queue for multi-processor chip ,(1996)
Jeffrey John Haeffele, Chad H Slaugh, System and method for allocating logic analyzer hardware resources ,(2001)