System and method to place a device in power down modes/states and restore back to first mode/state within user-controlled time window
作者： Michael Byrne , Nicola O'Byrne , Colin Price , Derek Hummerston
DOI:
关键词: Power (physics) 、 Signal 、 State (computer science) 、 Mode (computer interface) 、 Sequential logic 、 Time windows 、 Electronic engineering 、 Engineering 、 Block cipher mode of operation 、 Initialization
摘要: A method for placing a device in reduced power-consumption mode of operation. The comprises the steps initializing select signal into first logic state, asserting second and returning to state within predetermined time window. is also described that includes means detecting transitions at input clock input, changing operating response number occurring between input.
lens.org 参考文章(14)
Hajime Masuda, Programmable memory device having reduced power consumption upon unselection ,(1980)
Patrick J. Garavan, Eamonn Byrne, Power-up calibration of charge redistribution analog-to-digital converter ,(1996)
Emilia Vailun Lei, Aki Shohara, Communication device with a self-calibrating sleep timer ,(2004)
Clifford J. Bader, Tracking analog-to-digital converter for AC signals ,(1979)
Harvey Wong, Wendy Reed, Hing Leung Yiu, Method for reducing power consumption in a portable electronic device with a liquid crystal display screen ,(1997)
Robert M. Schreiber, Binan Wang, Analog-to-digital converter including two-wire interface circuit ,(2000)
Michael Byrne, John Reidy, Colin Price, Simon Smith, Analog-to-digital converter with optional low-power mode ,(1995)
Robert M. Goodman, Data acquisition and recording system ,(1986)