Processors, methods, and systems with a configurable spatial accelerator
作者： Simon C. Steely , Alan G. Gara , Jinjie Tang , Kent D. Glossop , Kermin E. Fleming
DOI:
关键词: Node (circuits) 、 Execution unit 、 Core (graph theory) 、 Computer hardware 、 Set (abstract data type) 、 Dataflow 、 Operand 、 Graph (abstract data type) 、 Interconnection 、 Computer science
摘要: Abstract Systems, methods, and apparatuses relating to a configurable spatial accelerator are described. In one embodiment, a processor includes a core with a decoder to decode an …
lens.org 参考文章(318)
H. T. Kung, The CMU warp processor Supercomputers: algorithms, architectures, and scientific computation. pp. 235- 247 ,(1990)
Neal Margulis, I860 Microprocessor Architecture ,(1990)
Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, Rudy Lauwereins, ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix field-programmable logic and applications. pp. 61- 70 ,(2003) , 10.1007/978-3-540-45234-8_7
Frederick Douglis, Zachary Garbow, Fan Ye, System and method for encryption key management in a mixed infrastructure stream processing framework ,(2008)
Edwin de Angel, Multiplier power saving design ,(1997)
Graeme Roy Smith, Shared resource multi-thread processor array ,(2010)
Richard Gerard Hofmann, Apparatus and methods employing variable clock gating hysteresis for a communications port ,(2010)
Khursheed Hassan, Variable-Cycle, Event-Driven Multi-Execution Flash Processor ,(2010)
Zheng Cao, Ninghui Sun, Xuejun An, Kai Wang, Fei Chen, Multiprocessor system and synchronous engine device thereof ,(2011)