Calibration circuit and calibration apparatus including the same
作者： Jong Hoon Oh , Oung Sic Cho
DOI:
关键词: Electronic engineering 、 Calibration (statistics) 、 Impedance matching 、 Signal transfer function 、 Computer hardware 、 Computer science 、 Resistor 、 Signal chain 、 Start signal 、 Analog signal 、 Signal
摘要: A calibration circuit sharing a resistor for impedance matching includes command decoder configured to receive signal and decode the into enable signal; selector select one of start according signal, provide driving driver perform an operation in response generate completion when performance is completed, wherein corresponds provided from another which shares matching.
lens.org 参考文章(42)
Tetsuaki Okahiro, Nakaba Kaiwa, Yutaka Ikeda, Hiroki Fujisawa, Semiconductor device having calibration circuit that adjusts an impedance of output buffer and data processing system including the same ,(2010)
Sang Jin Byeon, Stack type semiconductor circuit with impedance calibration ,(2013)
Satoru Nishimura, Hiroshi Nakagawa, Semiconductor device and circuit board having the semiconductor device mounted thereon ,(2011)
Robert Wipfel, David Flynn, Virtual channel for data transfers between devices ,(2013)
Rajesh Parekh, Kenneth Alan Okin, Kumar Ganapathy, Vijay Karamcheti, George Moussa, Systems and apparatus with programmable memory control for heterogeneous main memory ,(2007)
Brian J. Connolly, 276-pin buffered memory card with enhanced memory system interconnect ,(2012)
Seung-Jun Bae, Kwang-Il Park, Ho-Seok Seol, Young-Soo Sohn, Jin-Il Lee, Sang-hyup Kwak, Dong-Min Kim, On-die termination circuit, data output buffer and semiconductor memory device ,(2011)
Tamaki Wada, Michiaki Sugiyama, Junichiro Osako, Hirotaka Nishizawa, Akira Higuchi, Kenji Osawa, Multi-function card device ,(2003)
Shuji Nakamura, Mutsumi Hosoya, Akira Fujibayashi, Highly reliable storage system and internal network thereof ,(2010)
David T. Wang, Keith R. Schakel, Michael John Sebastian Smith, Frederick Daniel Weber, Suresh Natarajan Rajan, System and method for reducing command scheduling constraints of memory circuits ,(2007)