Synchronous flash memory with concurrent write and read operation
作者： Frankie F. Roohparvar
DOI:
关键词: Computer hardware 、 Parallel computing 、 Non-volatile random-access memory 、 Semiconductor memory 、 Memory map 、 Memory refresh 、 Interleaved memory 、 Bubble memory 、 Sense amplifier 、 Computer science 、 Registered memory
摘要: A synchronous flash memory includes an array of non-volatile cells. The is arranged in rows and columns, can be further addressable blocks. Data communication connections are used for bi-directional data with external device(s), such as a processor or other controller. write latch coupled between the buffer to provided on connections. one location, block, while read from second block. operations performed common row
lens.org 参考文章(34)
Cecil W. Conkle, Phase-locked loop timing controller in an integrated circuit memory ,(1995)
David C. McClure, Write pass through circuit ,(1996)
Steven William Tomashot, Christopher Paul Miller, Jim Lewis Rogers, Cached synchronous DRAM architecture allowing concurrent DRAM operations ,(1996)
Roger Lee, Ralph Kauffman, Programmable non-volatile memory cell and method of forming a non-volatile memory cell ,(1998)
Frankie Fariborz Roohparvar, Parallel processing redundancy scheme for faster access times and lower die area ,(1996)
Peter K. Hazen, Sanjay Talreja, Charles W. Brown, Ranjeet Alexis, Robert E. Larsen, Flash memory partitioning for read-while-write operation ,(1998)
Sachidanandan Sambandan, Richard D. Pashley, Bruce McCormick, Brian Lyn Dipert, Duane R. Mills, Flash memory including a mode register for indicating synchronous or asynchronous mode of operation ,(1997)
Michael A. Van Buskirk, Non-volatile memory array that enables simultaneous read and write operations ,(1996)
Brent Keeth, R. Jacob Baker, DRAM Circuit Design: A Tutorial Wiley-IEEE Press. ,(2000)