Real time feedback compensation of programmable logic memory
作者： Kok Heng Choe , Kar Keng Chua , Edwin Yew Fatt Kok
DOI:
关键词: Compensation (engineering) 、 Calibration 、 Computer science 、 Process (computing) 、 Programmable logic device 、 Control system 、 Block (data storage) 、 Voltage 、 Control theory 、 Work in process
摘要: Memory performance in programmable logic is significantly increased by adjusting circuitry operation to adjust for variations process, voltage, or temperature. A calibration circuit adjusts control signal timing, dynamically and automatically, compensate real time temperature variation. feedback system using a block dummy mimicking concept are provided.
lens.org 参考文章(19)
Larkin B Scott, Digital readout system having an automatic zero-setting circuit ,(1969)
Puthiya K. Nizar, William A. Stevens, Method and apparatus for configuring a memory device and a memory channel using configuration space registers ,(2001)
Shunichi Iwanari, Semiconductor memory device and semiconductor integrated device using the same ,(2001)
Donald R Weiss, Richard L. Woodruff, John J. Wuu, System and method for calibrating weak write test mode (WWTM) ,(2004)
Brent Keeth, Brian Johnson, Method and apparatus providing improved data path calibration for memory devices ,(2002)
Hua Zheng, Jeffrey P. Wright, Synchronous dynamic random access memory device ,(2000)
Terrence Harold Joyce, Paul Charles Schubert, Todd Gaylord Langmade, Richard Randall Lemberger, Multi-user digital laser imaging system ,(1993)
Frederick A. Ware, Richard E. Perego, Craig E. Hampel, Communication channel calibration for drift conditions ,(2005)
Fredrick A. Ware, Stephanos S. Sidiropoulos, Richard E. Perego, Craig E. Hampel, Ely K. Tsern, Timing calibration apparatus and method for a memory device signaling system ,(2002)