Method and circuit for efficient caching of reference video data

作者: Han Chou , Parthasarathy Sriram

DOI:

关键词: Semiconductor memoryMemory segmentationMemory refreshRegistered memoryComputer scienceComputer hardwareMemory controllerInterleaved memoryMemory mapReal-time computingMemory management

摘要: In some embodiments, a video processing system including processor, an external memory, and integrated circuit that implements both memory controller (having embedded intelligence) internal coupled to the controller. The is configured pre-cache in partial frames of reference data (e.g., N-line slices M-line frames, where M>N), respond requests from processor) for blocks by determining whether each requested block (or at least two portions thereof) has been pre-cached causing cached portion be read non-cached memory. Preferably, pre-caching performed predetermined manner independent which are actually asserted, exploits known correlation between two-dimensional pixel locality (“current block”) undergo decoding) using data, may process current block, probability such will needed block. Other aspects controllers use methods during operation any or

参考文章(98)
Ignatius B. Tjandrasuwita, Prahlad R. Venkatapuram, Hideo Ohira, Yiu Cheong Ho, Acceleration of bitstream decoding ,(2005)
Ming Liew, Mi Bi, Keng Loi, Yudhi Santoso, Progressive JPEG decoding system ,(2005)
Raghunath Krishna Rao, Vladimir Mesarovic, Nariankadu Datareya Hemkumar, Sachin Sunil Deo, Miroslav Dokic, Systems and methods for decoding compressed data ,(2001)
Jin-Hak Lee, Sung-Moon Chun, Jae-Kyoon Kim, Jae Won Chung, Joo-Hee Moon, Kwang-Hoon Park, Apparatus and method of encoding/decoding a coded block pattern ,(2003)