Frequency locked loop
作者： Anatoliy V. Tsyrganovich
DOI:
关键词: Time-to-digital converter 、 Phase-locked loop 、 Direct digital synthesizer 、 Control theory 、 Clock domain crossing 、 Frequency divider 、 Computer science 、 Frequency-locked loop 、 Loop gain 、 Delay-locked loop
摘要: A frequency locked loop in a microcontroller integrated circuit has precision digital feedback control loop. The performs clock multiplication function such that an inexpensive and low external crystal is usable to both processor of the with higher low-jitter signal real time base power two multiple one hertz. In embodiment, includes ramp generator, filter, divider. generator controlled output steeper ramps as locking process proceeds toward lock. preset value presets divider changed adjust phase respect reference input signal.
lens.org 参考文章(17)
Gilbert M. Wolrich, James R. Lundberg, State machine phase lock loop ,(1993)
Todd C. Houg, A. Kent Porterfield, System for sharing data buffers from a buffer pool ,(1998)
Lance A. Marten, William H. Gulliver, Circuit and method for minimizing recovery time ,(1998)
Katsuhiro Ishii, Phase-locked loop synthesizer ,(1997)
Anatoliy V. Tsyrganovich, Analog frequency locked loop with digital oversampling feedback control and filter ,(2001)
William H. Gulliver, Lance A. Marten, Minimizing recovery time ,(2000)
Anatoliy V. Tsyrganovich, Phase and frequency locked clock generator ,(1999)
Frank David Ferraiolo, Charles Joseph Masenas, John Edwin Gersbach, Fast locking variable frequency phase-locked loop ,(1996)
Warren R. Germer, Portable programmer for time-of-day metering register system and method of using same ,(1976)