Mathematical models for the circuit layout problem

作者: W. vanCleemput

DOI: 10.1109/TCS.1976.1084156

关键词: Physical designLayout Versus SchematicDesign layout recordLayoutIntegrated circuit layoutComputer scienceCircuit extractionIC layout editorGraph embeddingTheoretical computer science

摘要: In this paper mathematical models for use in a topological approach to solving the circuit layout problem are outlined. After brief survey of some existing models, an improved model is suggested. This based on concept partially oriented graph and contains more information than earlier models. reduces need special constraints embedding algorithm. The also allow pin gate assignment function under certain conditions.

参考文章(18)
Nigel A. Rose, Computer aided design of printed wiring boards The University of Edinburgh. ,(1970)
W. Engl, D. Mlynski, Topological synthesis procedure for circuit integration international solid-state circuits conference. pp. 138- 139 ,(1969) , 10.1109/ISSCC.1969.1154721
W. L. Engl, D. A. Mlynski, Die Schaltungsintegration als graphentheoretisches Syntheseproblem Archiv für Elektrotechnik. ,vol. 54, pp. 315- 324 ,(1972) , 10.1007/BF01575932
A. J. Goldstein, D. G. Schweikert, A Proper Model for Testing the Planarity of Electrical Circuits Bell System Technical Journal. ,vol. 52, pp. 135- 142 ,(1973) , 10.1002/J.1538-7305.1973.TB03188.X
W. L. Engl, D. A. Mlynski, Die Lösung des Problems der topologischen Schaltungsintegration Archiv für Elektrotechnik. ,vol. 54, pp. 325- 336 ,(1972) , 10.1007/BF01575933
W. Engl, D. Mlynski, P. Pernards, Computer-aided topological design for integrated circuits IEEE Transactions on Circuit Theory. ,vol. 20, pp. 717- 725 ,(1973) , 10.1109/TCT.1973.1083768
John Wade Ulrich, A Characterization of Planar Oriented Graphs SIAM Journal on Applied Mathematics. ,vol. 18, pp. 364- 371 ,(1970) , 10.1137/0118030
F. W. Sinden, Topology of Thin Film RC Circuits Bell System Technical Journal. ,vol. 45, pp. 1639- 1662 ,(1966) , 10.1002/J.1538-7305.1966.TB01713.X
W. Engl, D. Mlynski, Embedding a graph in a plane with certain constraints IEEE Transactions on Circuit Theory. ,vol. 17, pp. 250- 252 ,(1970) , 10.1109/TCT.1970.1083103