Buffered memory module having multi-valued on-die termination

作者: Ian P. Shaeffer , Kyung Suk Oh

DOI:

关键词: State (computer science)Set (abstract data type)Electrical impedanceOn-die terminationMemory moduleBuffer (optical fiber)Write combiningComputer hardwareComponent (UML)Computer science

摘要: In a memory module having an integrated-circuit buffer device coupled to one or more devices, the receives write data signals from external control component via set of inputs, indicating be stored within devices. Logic sequentially applies controllable termination impedance configurations at inputs based on indication received and internal state device, applying first configuration each during corresponding reception second that succeeds state.

参考文章(64)
Clinton Walker, James McCall, Memory address bus termination control ,(2004)
Jeffrey E Smith, Yongping Fan, On-die termination resistor with analog compensation ,(2001)
Joseph R. Llorens, Switchable differential terminator ,(1994)
Robert A. Mammano, Mark Jordan, controllable bus terminator ,(1992)
Navneet Dour, George Vergis, Hany Fahmy, Christopher Cox, Kuljit Bains, Method to calibrate DRAM Ron and ODT values over PVT ,(2005)
Yoshinori Matsui, Memory device and memory system ,(2002)