VLSI CMOS Subsystem Design
作者： Abdellatif Bellaouar , Mohamed I. Elmasry
DOI: 10.1007/978-1-4615-2355-0_7
关键词: Computer science 、 CMOS 、 Very-large-scale integration 、 Register file 、 Electronic circuit 、 Electronic engineering 、 Phase-locked loop 、 Adder 、 Charge pump 、 Dissipation
摘要: In this chapter, we study the application of circuit techniques developed through Chapter 4 in implementation CMOS building blocks such as adders, multipliers, ALUs, data-path, and regular structures, etc. The power dissipation constraint is also included several options presented for each circuit. use Phase locked Loop (PLL) high-speed systems deskewing internal clock examined. Low-power issues circuits are discussed.
springer.com
sci-hub.st 参考文章(22)
Kai Hwang, Computer arithmetic: Principles, architecture, and design ,(1979)
Lynn Conway, Carver Mead, Introduction to VLSI systems ,(1978)
K.J. O'Connor, The twin-port memory cell IEEE Journal of Solid-State Circuits. ,vol. 22, pp. 712- 720 ,(1987) , 10.1109/JSSC.1987.1052804
M.G. Johnson, E.L. Hudson, A variable delay line PLL for CPU-coprocessor synchronization IEEE Journal of Solid-state Circuits. ,vol. 23, pp. 1218- 1223 ,(1988) , 10.1109/4.5947
H. Kadota, J. Miyake, I. Okabayashi, T. Maeda, T. Okamoto, M. Nakajima, K. Kagawa, A 32-bit CMOS microprocessor with on-chip cache and TLB IEEE Journal of Solid-State Circuits. ,vol. 22, pp. 800- 807 ,(1987) , 10.1109/JSSC.1987.1052816
M. Nagamatsu, S. Tanaka, J. Mori, K. Hirano, T. Noguchi, K. Hatanaka, A 15-ns 32*32-b CMOS multiplier with an improved parallel structure IEEE Journal of Solid-state Circuits. ,vol. 25, pp. 494- 497 ,(1990) , 10.1109/4.52175
R.D. Jolly, A 9-ns, 1.4-gigabyte/s, 17-ported CMOS register file IEEE Journal of Solid-state Circuits. ,vol. 26, pp. 1407- 1412 ,(1991) , 10.1109/4.90095
J. Sklansky, An Evaluation of Several Two-Summand Binary Adders Ire Transactions on Electronic Computers. ,vol. 9, pp. 213- 226 ,(1960) , 10.1109/TEC.1960.5219821
A.R. Linz, A low-power PLA for a signal processor IEEE Journal of Solid-state Circuits. ,vol. 26, pp. 107- 115 ,(1991) , 10.1109/4.68124
G.M. Blair, PLA design for single-clock CMOS IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 1211- 1213 ,(1992) , 10.1109/4.148332