Method and system for accelerated stream processing

作者: David Mark Indeck , Ronald S. Indeck , Jason R. White , Naveen Singla

DOI:

关键词: Path (computing)Stream processingData stream miningReal-time computingComputer scienceData processingBusiness ruleData miningLatency (audio)Event stream

摘要: Disclosed herein is a method and system for hardware-accelerating various data processing operations in rule-based decision-making such as business rules engine, an event stream processor, complex processor. Preferably, incoming streams are checked against plurality of rule conditions. Among the that hardware-accelerated include condition check operations, filtering path merging operations. The generate results processed streams, wherein indicative any conditions which have been satisfied by streams. generation with low degree latency provides enterprises ability to perform timely based on present received

参考文章(396)
Jennifer Rexford, Nikos Anerousis, Nick Duffield, Anja Feldmann, Ramon Caceres, Albert Greenberg, Partho Mishra, Chuck Kalmanek, Using the AT&T Labs PacketScope for Internet Measurement, Design, and Performance Analysis ,(1997)
John Lockwood, Tilman Wolf, Sumi Choi, Jonathan Turner, John Dehart, Ralph Keller, Li Li, Dan Decasper, Design of a Flexible Open Platform for High Performance Active Networks ,(1999)
Ian Eslick, Derrick Chen, Edward Tau, Jeremy Brown Ethan Mirsky, André DeHon, A First Generation DPGA implementation Proc.3rd Canadian Workshop on Field-Programmable Devices. pp. 138- 143 ,(1995)
Jeremy Daniel Buhler, Joseph Marion Lancaster, Roger Dean Chamberlain, Brandon Baxter Harris, Arpith Chacko Jacob, Method and apparatus for protein sequence alignment using fpga devices ,(2007)